Modular and Distributed Verification of SysML Activity Diagrams
نویسندگان
چکیده
Model-based development for complex system design has been used to support the increase of systems complexity. SysML is a modeling language that allows a system description with various integrated diagrams, but SysML lacks formality for the requirement verification. Translating SysML-based specification into Petri nets allows to enable rigorous system analysis. However, for complex systems, we have to deal with the state space explosion problem. In this paper, we propose new approach to allow a modular and distributed verification of SysML Activity Diagram basing on the derived Petri net.
منابع مشابه
Petri Nets Based Approach for Modular Verification of SysML Requirements on Activity Diagrams
The validation of SysML specifications needs a complete process for extracting, formalizing and verifying SysML requirements. Within an overall approach which considers an automatic verification of SysML designs by translating both requirement and behavioral diagrams, this paper proposes a modular verification of SysML functional requirements on activity diagrams. The contribution of this paper...
متن کاملA Security Verification Framework for SysML Activity Diagrams
A Security Verification Framework for SysML Activity Diagrams Samir Ouchani Concordia University, 2013 UML and SysML play a central role in modern software and systems engineering. They are considered as the de facto standard for modeling software and systems. Today’s systems are created from a myriad of interacting parts that are combined to produce visible behavior. The main difficulty arises...
متن کاملMéthodologie de conception de systèmes temps réel et distribués en contexte UML/SysML
The Unified Modeling Language (UML) standardized by the Object Management group (OMG) offers thirteen diagrams, but no facility to handle the requirement management phase which usually starts the development cycle of real-time systems. The SysML standard, including the concept of requirement diagram, has opened new avenues. Nevertheless both UML and SysML lack methodological support. This disse...
متن کاملSysML State Machines: a formal model for refinement
! This white paper follows on from COMPASS WP02 (SysML Blocks in CML) to present a denotational semantics of SysML state machine diagrams using CML. We discuss how this semantic formalisation can be used in the wider context of a comprehensive semantics for SysML models. In particular, we focus on the relationship between block definition and state machine diagrams, based on a modelling pattern...
متن کاملSysML State Machine Diagram to Simple Promela Verification Model Translation Method
In this study, we developed a method for converting SysML state machine diagrams into Promela models that can be verified using the SPIN model checking tool. The Promela code generated in our approach is a sequential verification model that simplifies the verification process when used in the early stages, and also prevents state explosion in the verification process. Thus, using the sequential...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2013